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Modeling, Simulation, and Validation
of a Power SiC BJT
Tanya Gachovska, Student Member, IEEE, Jerry L. Hudgins, Fellow, IEEE, Angus Bryant, Member, IEEE,
Enrico Santi, Senior Member, IEEE, H. Alan Mantooth, Fellow, IEEE,
and Anant K. Agarwal, Fellow, IEEE

Abstract—This paper presents a physics-based model of a silicon
carbide bipolar junction transistor and verification of its validity
through experimental testing. The Fourier series solution is used
to solve the ambipolar diffusion equation in the transistor collector
region. The model is realized using MATLAB and Simulink. The
experimental results of static operation and also the simulated and
experimental results of switching waveforms are given.
Index Terms—Silicon carbide (SiC) bipolar junction transistor
(BJT), power semiconductor modeling.
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NOMENCLATURE
Device area (cm2 ).
Capacitance of the depletion layers
(F).
Ambipolar diffusivity (cm2 s−1 ).
Electron and hole diffusivities
(cm2 s−1 ).
Dielectric permittivity of SiC (F/cm).
N+ emitter recombination parameter
(cm4 s−1 ).
P+ emitter recombination parameter
(cm4 s−1 ).
Base current (A).
Collector current (A).
Displacement currents at junctions J1
and J2 (A).
Initial inductor current (A).
Electron currents at junctions J0 , J1 ,
and J2 (A).
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Hole currents at junctions J0 , J1 , and
J2 (A).
Feedback constant.
Load inductance (H).
Stray inductance (H).
Number of terms of the Fourier series.
Electron and hole mobilities of SiC
(cm2 V−1 s−1 ).
Electron concentrations at the two
boundaries of the base region (cm−3 ).
Emitter doping level (cm−3 ).
Collector doping level (cm−3 ).
Intrinsic carrier concentration of SiC
(cm−3 ).
N− region doping concentration
(cm−3 ).
Doping concentration of the base
(cm−3 ).
Excess carrier concentration in the
drift region (cm−3 ).
Excess carrier concentrations at the
two boundaries of the drift region
(cm−3 ).
Load resistance (Ω).
Resistance of the wires (Ω).
Total electron charge in the base (C).
High-level carrier lifetime within the
drift region (s).
High-level lifetime in the P+ -base region (s).
Minority lifetime in N+ emitter (s).
Unit electron charge (1.6×10−19 C).
Base–emitter voltage (V).
Collector–emitter voltage (V).
Voltage across the carrier storage region (V).
Voltages across the N − N+ and N − P+
depletion layers (V).
External dc voltage (V).
Voltages across junctions J0 , J1 , and
J2 (V).
Saturation velocity of SiC (cm/s).
Thermal voltage—kT/q (T is the temperature (K) and k is the Boltzmann
constant eV/K) (V).
Base width (cm).
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Wd 1 and Wd 2
WN −
x1 and x2

4339

Widths of the N − N+ and N − P+ depletion layers (cm).
Drift region width (cm).
Boundary positions of the carrier storage region (cm).
I. INTRODUCTION

N RECENT years, silicon carbide (SiC) has been recognized as a potential candidate material to realize highperformance switches in the high-power, high-frequency, and
high-temperature area due to its superior material properties
such as wider bandgap, higher saturation velocity, higher electric field strength, and higher thermal conductivity compared to
Si and GaAs.
The SiC Schottky diode was the first commercially available
power switch [1]. The SiC power MOSFET has drawn a lot
of attention due to the advantages of a unipolar device and
ease of gate control. However, the poor reliability of MOSchannel mobility and the dielectric oxide, especially in high
electric fields, has greatly hampered the development of the SiC
MOSFET [2]. Bipolar devices such as the power bipolar junction
transistor (BJT), gate turn-off thyristor (GTO), and insulated
gate bipolar transistor (IGBT) provide further utilization of SiC
material in high-power and high-temperature applications.
BJTs based on 4H-SiC have the advantages of no gate oxide
and low on-state voltage in the lightly doped drift region due
to double-sided high-level injection. The first 6H-SiC BJT with
a blocking voltage of 50 V and a common-emitter current gain
of 4–8 was fabricated in 1978 [3]. The first 4H-SiC BJT was
reported to have a capability of open-base blocking voltage
rated at 800 V and a common-emitter current gain (the ratio
of the collector current to the base current) of 9 [4]. Recently,
the 4H-SiC NPN BJT with a 6-kV open-base blocking voltage
(VCEO ) and 28 mΩ cm2 specific on-resistance has been reported
with a corresponding common-emitter current gain of 3 [5].
In power electronics, SiC BJTs could be used as switches
having two states: ON and OFF. These states are important in
determining the efficiency and applicability of the BJT, while the
transient processes between the two states have an important role
in determining the energy losses, reliability, and performance of
the circuit.
The objective of this study is modeling, simulation, and validation of the transient processes in a 4H-SiC BJT (1200 V-5 A
SiC BJT, Cree, Durham, NC).

I

II. MODELING
Although SiC power BJTs have been fabricated and measured
for several years, there are no physics-based models appropriate
for circuit designers. The few models in the public domain have
dealt with characterization of the current gain [6]. In this section,
the development and implementation of a level-3 physics-based
model [7] of a SiC BJT based on a Fourier series solution of the
ADE equation using MATLAB and Simulink is presented.
The SiC BJT is simulated under inductive load switching condition. The circuit schematic is shown in Fig. 1. A freewheeling
high-voltage SiC diode is employed in the simulation model.
Table I provides the BJT parameters, as provided by the manu-

Fig. 1. Schematic of a switching test circuit used for experiments and
simulation.
TABLE I
BJT PARAMETERS

Fig. 2. Cross-sectional view of 4-kV 4H-SiC power BJT showing layer thicknesses (not to scale) and doping concentrations.

facturer, used in the simulation and Fig. 2 presents the structure
of the SiC BJT. The carrier lifetimes were estimated based on
experimental switching waveforms.
The circuit parameters listed in Table II are used for simulation of the SiC BJT under clamped inductive switching load.
The Fourier-series-based electrical model for power devices
has been thoroughly introduced in [8]–[10]. The basic idea is to
solve the ADE through a Fourier-series expansion.
The basic 1-D structure of the SiC BJT is illustrated in Fig. 3.
The BJT is divided into four regions: the N+ emitter, P-base, N−
drift region, and N+ collector region. The external and internal
electron and hole currents are indicated for each region.
A. N+ Emitter Region
The N+ emitter layer can be simply characterized as a hole
sink. The hole current at junction J0 is obtained by the equation
Ip0 = qAhn nB 0 PB .

(1)
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TABLE II
CIRCUIT PARAMETERS FOR EXPERIMENTS AND SIMULATIONS

Fig. 4.

Charge distribution and boundary current components in the P-base.

The total electron charge in the base is expressed as
QB =

nB 0 + nB 1
qAWB
2

(6)

where nB 0 is the electron concentration at the base region
boundary on the emitter side and WB is the base width. The
electron concentration at the base region boundary on the collector side, nB 1 , is related to the excess carrier concentration
px 1 by the doping concentration of the base PB by the equation
nB 1 =
Fig. 3. 1-D cross section used for modeling the SiC BJT showing the hole and
electron currents in each region.

The N+ emitter recombination parameter hn depends on emitter properties such as doping level NE , hole diffusivity Dp , and
hole minority lifetime τ p

NE Dp
hn = 2
.
(2)
ni
τp
The electron current component at junction J0 is determined

p2x1
.
PB

(7)

Since the diffusion length in the base region is much greater
than the base width, the gradient of the electron concentration
is approximately linear, giving the electron current at the base–
collector junction, J1 , as
In 1 = qDn A

nB 0 − nB 1
.
WB

(8)

The base–emitter voltage VB E is calculated by the equation


nB 0 PB
+
1
.
(9)
VB E = VT ln
n2i

by
In 0 = IC − Ip0 .
The voltage drop across the junction J0 is


nB 0 (nB 0 + PB )
Vj 0 = VT ln
.
n2i

(3)

(4)

B. P-Base Region
The P-base region is used to find the boundary current at
junction J1 . The lumped charge method is used to model the
charge behavior in the base region due to its moderate doping
level and comparatively narrow base width. The injected carrier
distribution in the base region during conduction is shown in
Fig. 4.
Using the continuity equation for the base region, the injected
minority carrier charge is described by the relation
QB
dQB
+
= In 0 − In 1 = IB + Ip1 + Idisp1 − Ip0
dt
τBHL
where τ BHL is the high-level lifetime in the P-base region.

(5)

C. N− Drift Region (Collector)
The voltage drop in this region is calculated during the ON
state. The injected excess carrier concentration is determined
by the ADE. As for all power switches, high-level injection and
quasi-neutral conditions exist. Under high-level injection conditions, the ADE describes the carrier dynamics in the majority
of this region
D

p(x, t) ∂p(x, t)
∂ 2 p(x, t)
+
=
∂x2
τ
∂t

(10)

where D is the ambipolar diffusion coefficient, τ is the high-level
carrier lifetime within the drift region, and p(x, t) is the excess
carrier concentration. The Fourier-series solution of the excess
carrier distribution has been proposed in [11] as the solution
of the second-order partial differential diffusion equation. It is
converted into an infinite set of first-order linear differential
equations [solutions in ( [11])]


∞

kπ(x − x1 )
pk (t) cos
p(x, t) = p0 (t) +
(11)
x2 − x1
k =1
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where
p0 (t) =

1
x2 − x1

2
pk (t) =
x2 − x1



x2

p(x, t)dx
x1





x2

p(x, t) cos
x1

kπ(x − x1 )
x2 − x1


dx. (12)

The solution to the ADE is given by the following first-order
differential equations as each of them refers to a harmonic pk (t)
of the total minority carrier density p(x,t):
for k = 1, 2, 3 . . .
2D
x2 − x1

∂p(x, t)
∂p(x, t)
(−1)k −
∂x x 2
∂x x 1


1
dpk (t)
Dk 2 π 2
=
+
+
pk (t)
dt
τ
(x2 − x1 )2


∞

dx1
n2
2
n +k dx2
− (−1)
+
pn (t)
x2 − x1 n =1 n2 − k 2 dt
dt
n = k

+

pk
4
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dx1
dx2
−
dt
dt



Fig. 5.

Carrier distribution in the lightly doped region.

The voltages across the N − N+ and N − P+ depletion layers,
Vd 1 and Vd 2 , are calculated by the following equations:


0
−KF V px1

0
=
−KF V px2

if px1 > 0
otherwise
if px1 > 0
otherwise.

Vd1 =
Vd2

(16)

The feedback constant KF V is set to 10−12 , which gives good
convergence and minimal error [12]. The associated depletion
widths Wd 1 and Wd 2 are calculated using a step doping concentration change on each side of the junction

for k = 0



D
x2 − x1

∂p(x, t)
∂x

1
+
x2 − x1

px 1 =

∞ 

n =1

n


x2

∂p(x, t)
−
∂x

x1

dp0 (t) p0 (t)
+
=
dt
τ




dx1
n dx2
− (−1)
pn (t)
dt
dt

pk

and

k =1

px 2 =

n


Wd1 =

(13)

Wd2 =

2εVd1
qNN − + (|Ic | /Avsat )
2εVd2
.
qNN − + (|Ic | /Avsat )

(17)

The boundary positions x1 and x2 are calculated by
k

(−1) pk .
x1 = Wd1

k =1

The solution to the ADE is determined by using the boundary
conditions at the edges of the charge storage region (CSR). The
representation requires the width of the undepleted region and
the hole and electron currents at the boundaries of the drift
region, which give the gradients of the carrier concentrations at
x1 and x2 , respectively. The required boundary conditions are
given in


Jn
∂p
1
Jp
∂p
=
+
and
∂x x 1
2q Dn
Dp x 1
∂x x 2


Jn
1
Jp
=
+
.
(14)
2q Dn
Dp x 2
The displacement currents Idisp1 and Idisp2 are due to the
changing depletion widths at junctions J1 and J2
Idisp1 = CJ 1

1 dVd1
dVd1
= εA
dt
Wd1 dt

Idisp2 = CJ 2

1 dVd2
dVd2
= εA
.
dt
Wd2 dt

(15)

x2 = WN − − Wd2 .

(18)

The voltages at junctions J1 and J2 are

Vj 1 = 2VT ln

Vj 2 = VT ln

p1
ni

px2
NC



.

(19)

The voltage drop in the carrier storage region VCSR is calculated based on the injected carrier concentration. The 1-D
charge distribution in the lightly doped (carrier storage, CSR)
region during the ON state is illustrated in Fig. 5.
The CSR is divided into equal width segments with the number of segments (M) being the same as the number of terms
in the truncated Fourier series. The carrier distribution at every
point is generated through the inverse Fourier transformation,
while the carrier distribution between two points is a linear interpolation. Based on [11], the voltage drop in the region VCSR
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at any time is calculated by
M −1

VCSR ≈

x2 − x1 
IC
qA(μn + μp ) M − 1
K =0



pT (k )
1
×
ln
pT (k ) − pT (k −1)
pT (k −1)

 

μn − μp
px2
+ VT
ln
μn + μp
px1

where the carrier distribution pT (k ) is calculated as


k(x2− x1 )
μn NB
pT (k ) = p x1 +
.
+
M −1
μn + μp

(20)

(21)

D. N+ Collector Region
The N + collector region is similar to the N + emitter region as
it is also a hole sink. The hole current at junction J2 is obtained
by the equation
Ip2 = qAhn p2x2 .

(22)
Fig. 6. Switching test circuit used for experiments of a SiC BJT (see Fig. 1)
implemented on Simulink.

The electron current at junction J2 is
In 2 = Ic + Ip2 − Idisp2 .

(23)

E. Voltage Drop
The voltage drop VC E across the high-power SiC BJT is comprised of six components including voltages across junctions J0 ,
J1 and pseudojunction J2 , the voltage across the two depletion
regions Vd 1 and Vd 2 , and the voltage across the carrier storage
region VCSR
VC E = Vj 0 + Vj 1 + Vj 2 + Vd1 + Vd2 + VCSR .

(24)

III. REALIZATION IN SIMULINK
The model of the high-power SiC BJT is implemented using
MATLAB incorporated with Simulink. It is straightforward to
couple Simulink to the numerical algorithm to solve differential
equations [13]. The MATLAB program is used to input the basic
parameters used by the Simulink program. The input parameters
for the Simulink model are the device geometry parameters, the
doping concentrations in each region (assumed to be uniform),
charge carrier diffusion coefficients, and minority carrier lifetimes of different regions. SiC material parameters, such as hole
and electron mobilities, dielectric permittivity, carrier saturation
velocity, and the intrinsic carrier concentration (at 300 K), are
also needed.
The implementation of the behavior of the BJT in Simulink
requires use of a stiff solver due to the widely different time
constants present in the model. Suitable solvers for simulation
of power semiconductor devices are ode15s and ode23tb [14].
The configuration parameters chosen for the SiC BJT model
are solver 23s (stiff/Mod. Rosenbrock); the maximum and minimum step sizes are, respectively, 10−6 and 10−120 s. The initial
step size is set to “auto.” The relative and absolute tolerances are
set to be 10−3 and 10−5 , respectively. The simulation advanced
options are set to use inline parameters, which means that the

parameters are fixed during a simulation run. The zero-crossing
control is set to be “disable all.”
The electrical test circuit (see Fig. 1) of the SiC BJT
under clamped inductive switching is realized in the MATLAB/Simulink environment. The diagram is presented in
Fig. 6.
The high-power SiC BJT Simulink model is presented in
Fig. 7. It has two inputs, collector and base currents, and two
outputs, base–emitter and collector–emitter voltages. The BJT
subsystem further contains embedded subsystems of the N −
drift region, the P-base, the N+ N− pseudojunction, N+ emitter,
and a sum for the total voltage drop.
The N+ emitter subsystem is used to calculate the voltage
drop at junction J0 using (4).
The P-base subsystem is used to calculate the current In 1 ,
voltage VB E , and minority carrier concentration nB 0 at junction
J0 by using (5)–(9).
The N − drift region subsystem presented in Fig. 8 is the most
important and complicated subsystem in the power BJT model.
It consists of four subsystems: carrier storage region (CSR),
feedback, drift region voltage drop, and displacement current.
The CSR subsystem provides the solution to the ADE, (10),
by using the Fourier solution; (13); and the boundary conditions
of (14). The feedback subsystem uses the output data from
the CSR subsystem, the charge carrier densities px 1 and px 2 , as
inputs. These carrier densities are used to determine Vd 1 and Vd 2
using (16). The boundary positions x1 and x2 are calculated using
(17) and (18). They are input signals to the CSR subsystem, and
also to the displacement current subsystem.
The value for the carrier densities px 1 and px 2 are limited to
the minimum of ni and used to calculate the junction voltage
Vj 1 and Vj 2 using (19).
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SiC BJT subsystem implemented on Simulink.

The displacement current subsystem calculates the displacement currents at junctions J1 and J2 implementing (15). The
drift region voltage drop subsystem uses the parameters of the
other subsystems and calculates the voltage drop in the storage
region using (20) and (21).
The N+ N− junction subsystem calculates In 2 and Ip 2 ; (22)
and (23).
The total voltage VC E is given as a sum the junction, the drift
region, and the depletion layer voltages from (24).
IV. MEASUREMENT AND SIMULATION RESULT OF SIC BJT
To evaluate the behavior of the power semiconductor
switches, two basic tests are usually employed: a static test
and a dynamic test [15]. Generally, the static measurement is
used to validate dc current and voltage characteristics while the
dynamic test is used for measuring transient switching behavior.
The static measurement includes the I–V and C–V characteristics of semiconductor devices under dc conditions, breakdown
voltage, and on-state voltage drop. The BJT dies used for the
measurements are rated at 1200 V-5A. The I–V curves are measured with a curve tracer, Tektronix TEK 371A.
The measured common emitter I–V curves at room temperature for two different ranges of collector emitter voltage VC E
0–2 V and 0–10 V are plotted in Fig. 9. The base current is increased from 0 to 90 mA in steps of 10 mA. Typically increasing

the collector–emitter voltage when the transistors are operating
in the active region results in a slight positive slope due to the
Early effect. Instead, for the high-power SiC BJTs, it was observed that the collector current remained constant for low-base
current values (IB < 50 mA). For base currents higher than
50 mA, an increasing VC E leads to a decrease in collector current. This is thought to be due to self-heating, which reduces the
carrier mobility, and from increased effects due to surface states
in these small-area devices [15]. The dc characteristics are only
included as supplemental information for the reader. The core of
the work was to extend previously developed Si IGBT models
to SiC BJT for future converter designs. Therefore, modeling
the switching operations is of prime importance.
The experimental and simulation results of the inductive
switching tests on the SiC BJT at 450 V are presented in Fig. 10.
It can be noticed that there is a small discrepancy between the
experimental and simulation results during turn-on and turn-off.
This discrepancy between the measured and simulated collector currents is probably caused by the differences in the freewheeling diode used in the model as compared to the experiments. The switching experiment was done using a high-voltage
Schottky diode C3D20060, while during the simulation a power
SiC PN − N+ diode model was used. The details of the diode
model are given in [11] and [16]. The intent of using the pin
diode structure was to verify the robustness of the device models
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Fig. 8.

N− drift region subsystem of the SiC BJT model.

Fig. 9.

Common-emitter I–V curve of SiC BJT at room temperature: (a) VC E = 0–2 V; (b) VC E = 0–10 V.

through convergence of the simulation to the correct results
when using more than one power device. The focus in this study
was on the BJT behavior, so only the diode recovery was important for a correct description of the BJT behavior. Hence, the

recovery time of the modeled SiC PN − N+ diode was adjusted
to match the reverse recovery behavior of the Schottky diode.
From the results of the switching tests, it can be noted that
there was approximately a 40-ns rise-time during collector

GACHOVSKA et al.: MODELING, SIMULATION, AND VALIDATION OF A POWER SiC BJT

4345

sistors. It is yet to be determined if SiC BJTs exhibit second
breakdown effects as their Si counterparts do. The devices tested
seem robust and not prone to turn-off failure during inductive
switching.
Further refinements in the Fourier modeling are underway
and will be extended to other SiC bipolar structures such as a
GTO.
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